Abstract-The synthesis of digital circuits is a basic skill in all the bachelor programmes around the ICT area of knowledge, such as Computer Science, Telecommunication Engineering or Electrical Engineering. An important hindrance in the learning process of this skill is that the existing educational tools for the design of circuits do not allow the student to validate if his design satisfies the specification. Furthermore, an automatic feedback is essential in order to help students to fix incorrect designs. In this paper, we propose an online platform where the students can design and verify their circuits with an individual and automatic feedback. The technical aspects of the platform and the designed verification tool are presented. The impact of the platform on the learning process of the students is illustrated by analyzing the student performance on the course where the platform has been used. Results on the utilization of the platform versus the success rate and marks in the final exam are presented and compared with previous semesters.
OST curricula in computer science or engineering include digital circuit design as a mandatory competence or skill 1 for all students based on the IEEE and ACM curricula recommendations [1] . A student learns to design and understand digital circuits that produce a set of output signals from a set of inputs, using logic gates and fundamental building components such as registers or multiplexors, among others. This basic skill is essential for acquiring more complex competences in the areas of computer organization and architecture, networking and electronic systems. For those reasons, students need to acquire this skill in the first semesters of their degree.
The fundamental concepts in digital circuits include two activities: synthesis (creating a design) and analysis (understanding the behavior of a design). Many methodologies have been developed to assist the learning process for both activities. However, these methods tend to emphasize only one of them, either synthesis or analysis, depending on the main learning objectives selected for the course.
Regarding the analysis of digital circuits, there is a wide range of tools [2] , [3] , [4] , [5] , [6] , [7] at different educational levels. Some typical features provided by these tools range from some basic boolean logic operations to the simulation of basic combinational and sequential blocks, the construction of the time chart of a circuit or the minimization of logic functions. These types of problems can be solved automatically by most tools and therefore can be used by students as "oracles", i.e., artifacts that produce the correct answer to an exercise, which the student can compare with its own.
With respect to the synthesis of digital circuits, support tools in fundamental courses tend to be used as drawing tools [8] , [9] , [10] , [11] , [12] . The classic problem in synthesis is the design of a logic circuit from a textual specification: the student has to design a circuit with the specific behavior described in the specification. Circuit design is not a mechanical process, but rather a creative process akin to programming. For this reason, students should practice repeatedly and receive constant feedback in order to further progress in their learning process. Nevertheless, it is difficult for the instructors to give constant and individual feedback in this type of exercise, as there are many different correct strategies to construct a valid solution. Thus, there are multiple equivalent solutions to a problem statement, making the task of grading and feedback delivery more complex for instructors, especially in courses with a large number of students.
In this paper, a new learning process suited for digital circuit design competences is supported by a platform with a twofold objective. On the one hand, the platform provides a graphical user interface to facilitate the design and simulation of logic circuits. The main goal in this part is to assist the student in the synthesis part of the digital circuit activities. On the other hand, an automatic verification service is provided to check if the solution designed by the student is equivalent to the solution supplied by the instructor. If there is a difference between the behavior of both solutions, the verification service automatically produces a meaningful feedback that points out the error. The feedback needs to be precise and useful for the student to solve the error. Thus, a counterexample where the circuit fails together with a helping clue on how the student should proceed to solve the error is provided.
Solving errors and finding an equivalent circuit to the synthesis exercise enhances the student understanding of digital circuit analysis. The evaluation of the progress of students who use this type of automatic services is a difficult task. Usage information is collected and analyzed to check if there is a relationship between improvements in assessment results and the usage of the platform.
The verification service can be implemented using simulation-based techniques or even using electronic automation tools (EDA), though these approaches may require a high cost in computational time or licensing fees. Therefore, efficient and open source automatic formal verification techniques [13] have been used to check whether the design of a student is equivalent to the solution of the instructor.
To clarify the verification process, let us consider a basic example. Fig. 1 illustrates an exercise where the objective is to design an AND gate (i.e., output ¼ in1^in2 in Boolean algebra). The first circuit shows the solution proposed by the instructor. Let us assume that a student designs an erroneous circuit (which does not meet the requirements of the exercise) as the second one using an OR gate (i.e., output ¼ in1 _ in2). The verification service will help the student to check if his solution satisfies the initial specification. In case of an error, a set of values for the inputs (a trace) that illustrates the error will be computed. This trace can be used in simulation mode to debug the circuit and locate the error. In the example, the verification process provides the input trace in1 ¼ 1 and in2 ¼ 0 where the output value (1) differs from the one computed in the correct solution (0). The proposed example is only intended to illustrate the verification flow. Real exercises have more complex problem statements that could require circuits with tens of gates and other combinational and sequential components. In this case where multiple valid solutions are possible, the detection of errors is not trivial and the potential feedback provided by the proposed verification process becomes more useful.
The remainder of the paper is structured as follows: next section introduces previous work related to methodologies and tools used on courses focused on the analysis and synthesis of digital circuits. Section 3 describes the course and the designed learning process. The formal method used to validate the digital circuits and the VERIfication tooL UOC (VerilUOC) platform are presented in Section 4 and Section 5 respectively. Section 6 summarizes the evaluation results and the student surveys. Finally, the conclusions and future work are described in Section 7.
PREVIOUS WORK
In the following, we review several related approaches proposed in the literature: the use of automatic assessment tools and services; the use of circuit design and simulation tools; and the use of other tools based on formal verification.
Automatic Assessment
Many e-learning courses take advantage of automatic assessment, the use of software tools to automatically detect errors in student submisssions. This mechanism is frequently used in massive open online courses (MOOCs) [14] , like Coursera [15] or Udemy [16] . Some advantages of automatic assessment tools [17] are: their scalability, the ability to provide continuous feedback and the learning opportunities created when students have to revise their submissions.
Many self-assessment platforms have been developed in Computer Science and Engineering degrees. Among others, some example of platforms and the disciplines where they are used are: LEARN-SQL [18] (databases), KERMIT [19] (database modeling), ACME [20] , [21] (mathematics, statistics, databases and software engineering, among others), Jutge.org [22] and Mooshak [23] (programming languages [24] ). Most of these tools use multiple-choice quizzes or test sets to identify the correctness of a solution to a problem. Moreover, the progress of the students is registered on the platform giving real time information to the instructor.
Circuit Design, Analysis and Simulation Tools
There are many tools for circuit design and simulation, including open source ones like Logisim [8] , Logicsim [9] , CEDAR [10] or JLS [5] ; and commercial ones such as LogicWorks [11] or EasySim [12] . These tools provide a graphical user interface which can be used to draw a design and simulate its behavior. Nevertheless, they do not provide direct support for comparing the design with a solution or for providing feedback about this comparison.
Other tools and services provide advanced simulation and validation features for circuit design. For instance, e-EDU [6] is a simulation-based service where students can interact with digital components and see their behavior. However, larger circuits (e.g., a controller of a display segment) are embedded as black boxes which cannot be inspected, a feature which hides the complexity of real circuits from the students. Other authors [25] developed an online laboratory using LabVIEW. LabVIEW is a industry standard tool to create industrial automation, instrumental control systems or data processing. This software includes a programming language that can be used to create simulations based on schematics. The simulations included in the online laboratory were the basic combinational and sequential components, segment displays and counters. This approach is promising, but LabVIEW is a commercial tool with a high cost in terms of licensing fees. Another learning tool [26] proposed a similar approach to e-EDU. In this case, instead of using web-based tools, a standalone application was developed. The simulation of the basic digital components is enhanced with automatic quizzes and step-by-step examples of classic problems (e.g., minimization of logic functions).
This last approach introduces a learning methodology that can be a double-edged sword: the tool provides the solutions to problems automatically. Other similar tools [2] , [27] , [28] also generate minimized combinational digital circuits from logic functions or a sequential circuit from a finite state machine. Students like these functionalities to solve typical problems. Nonetheless, some students misuse these features: as the solution is computed automatically, students do not practice the algorithms, methodology and techniques behind the computation of the solution. In such case, there is little learning progress other than learning how to operate the tools.
All the presented tools use graphical interfaces to draw and simulate the digital circuits. Usability is an important consideration when teaching to first-year students. Students should focus on learning contents of the courses and not to master the features of a tool. Therefore, the proposed platform uses a standalone tool with a graphical interface to interact with the student.
Formal Verification Tools
The equivalence checking between two circuits can be performed in a similar way to test-based tools, where each test defines a set of valid inputs and their corresponding unique correct output. Still, this approximation based on a test bench is not suitable for the evaluation of digital logic circuits where the number of inputs may be very large and it is not feasible to compute the expected result for each input set. Moreover, the evaluation of sequential circuits is even more complex since the different states of the circuit must be validated for each input set.
This verification process can be also performed with electronic automation tools [29] . However, this type of software is not suitable for first-year students due to its complexity. Moreover, there is a high cost of licensing these commercial tools.
As far as we know, few approaches on learning and teaching circuit design rely on formal verification.
For instance, the SDLDS [30] and LogicFlash [31] systems use test-based verification to check the validity of the solutions. As we described previously, there are some drawbacks to this approach. Moreover, the verification is only performed in the combinational part of the circuit. For sequential circuits, the inputs and outputs of the sequential components are transformed to outputs and inputs respectively of the combinational circuit. This approach constrains the freedom of the student on the construction of the finite state machine and the selection of the state encoding to the unique solution proposed by the instructor.
A similar approach to our proposition has been developed in [32] using formal verification, where the course was focused on learning circuit design using Hardware Description Languages (HDL) like Verilog [33] , [34] or VHDL [35] . The course offered a command-line tool to perform the simulation the design and a web-based interface to perform the validation. Looking at the results, the authors are critical of the way the validation tool was used: many students sent the designs without a previous simulation, possibly because they did not feel comfortable using a command-line tool.
This observation supports our previous claim that usability is an important consideration when teaching to first-year students. Moreover, students are not familiar with low-level tools and they tend to use user-friendly interfaces. Therefore, in our proposal the verification process is embedded in the same graphical interface application that students use to draw and design circuits.
METHODOLOGY
In this section, we describe the contents and the pedagogical aspects of the course where this research has been applied.
Curricular Design
The field of computer organization and architecture is devoted to the study of the design, organization and components of computers, and it is studied basically in all the bachelor programmes around the ICT area of knowledge, such as computer science, telecommunication engineering (TE) or electrical engineering. One of the basic competences in this field is to learn the fundamentals in digital circuit design.
In Spain, in the ICT field the Bachelor in Computing Engineering (CE) and Telecommunication Engineering are official four-year university programs based on the European Higher Education Area whose competences are established by guidelines at a national level. As we described in the Introduction, the skills that a student should learn in a course are defined as competences in the EHEA. Some of these competences are related to computer organization and architecture such as the following:
Knowledge of the structure, organization, operation and interconnection of computing systems and their application to solve engineering problems. Ability to know, understand and evaluate the structure and architecture of computers and their components. Ability to analyze and design combinational/ sequential circuits, synchronous/asynchronous circuits, and to use microprocessors and integrated circuits. In our university, the competences related to fundamentals in digital circuits are introduced in a first-year course called Computer Fundamentals (CF). In this course, shared by both bachelors (CE & TE), the student learns the skills of analysis and synthesis of digital circuits and an introduction to computer organization.
This course is the prerequisite to other courses in the field of computer organization and architecture: Computer Structure (CS), Digital Electronics (DE) and Computer Architecture (CA). The organization of the curriculum is illustrated in Fig. 2 where the number Y .S on each column represents Y the year and S the semester (1-Fall, 2-Spring), respectively.
In CS, the student gets to know the structure of a digital computer in detail (instruction set architecture, basic processor modules, memory hierarchy and I/O systems) and studies a low-level assembly language.
In DE, concepts ranging from analysis of synchronous and asynchronous circuits, use of hardware description languages (e.g., VHDL), FPGA and microprocessors are taught. Finally, in CA more advanced concepts like performance analysis, segmentation and multiprocessing are introduced.
In summary, the computer fundamentals course takes place in the first year of the bachelor where students still do not have a strong background in computing concepts and its contents are used in several advanced courses. Thus, ensuring a proper acquisition of competences is very important to improve the success of students in their bachelor.
Course Overview: Computer Fundamentals
Computer Fundamentals is a course of six ECTS 2 which lasts 15 weeks. The total computed workload of the student is 150 hours distributed among the five units of the course, organized as follows: 1) Introduction to digital systems (4 hours). Second CAT: This test evaluates the combinational part of the course. Problems about function minimization using Karnaugh maps, analysis and synthesis of combinational circuits are proposed. Third CAT: This test evaluates the sequential part. Analysis using time charts and design of a sequential circuit using Moore's model are tested. Final project: The student has to design a specification as a state machine and to synthesize the correspondent sequential circuit. The state machine can be any of the types introduced in the last unit of the course. The final mark (FM) of the course is obtained by combining the results of the continuous assessment tests, the final project and a final exam (FE). The project and the exam are mandatory while the CATs are optional, but the CATs can improve the final mark:
Thus, students have a strong motivation to acquire competences during the course by answering the continuous assessment tests, rather than taking the final exam directly. The learning methodology we present will take advantage of this motivation by offering the students the opportunity to self-assess their work at any time during the semester.
The next section details the learning methodology to achieve the skills of synthesis and analysis of digital circuits.
Learning Methodology
The computer fundamentals course provides several types of learning resources to the students.
First, there is an online forum moderated by the instructor where students and instructors can interact. This channel is used to promote collaborative learning throughout the course, as students can benefit from the doubts, errors and insights from other students in a similar context. In fact, students help each other and gain better understanding of the performed exercises by: discussing their assignments and ideas; sharing and comparing the exercises; exploring disagreements; testing the set of possible solutions; synthesizing proposed solutions via reasoning/arguing; reaching agreements and admitting a change of knowledge and position. Furthermore, the value of collaborative learning also stems from the social interaction among students and their mutual support, which increases retention and understanding. The impact of the collaborative learning is enhanced by the moderation of a instructor by giving guidelines and validating the comments of the students. In our opinion, online forums are one of the primary tools of the learning process because they involve an active participation from the students by writing their own posts, asking specific questions about a concrete exercise, and sharing assignments in order to be criticized by other students and not only by the instructor.
Each unit of the course has an associated textbook material [36] where the theoretical aspects are introduced. All concepts come along with several practical examples to illustrate their application, as this is helpful to understand how to apply these concepts. 2. European Credit Transfer and Accumulation System (ECTS) is a standard for measuring and comparing academic workload in university education. One academic year corresponds to 60 ECTS.
In this course, we propose to use a experiential learning method combined with a problem-based learning. Learning from experience is important to clarify the concepts and practice the competences of the course. Moreover, the experience could be obtained by solving problems related to the contents of the course [37] . Therefore, the course has a large collection of exercises which test the knowledge acquired by the student on each unit.
In the numeric representation unit, the student learns by solving similar exercises where a unique technique is used to solve each type of exercise. There is a unique solution and the student acquires the techniques from the textbooks and he understands them by using these techniques on the exercises, and he can assess his progress by comparing his solutions with the (unique) correct solution.
In the next units where the analysis and synthesis of digital circuits is presented, the isolated use of the previous method by solving repetitive exercises cannot be used. New techniques are needed to support the learning process because these skills are difficult, not trivial to be performed, and there is not a direct methodology to be applied.
A first-year student in a computer fundamentals course has many difficulties understanding the behavior of the combinational and sequential blocks. Regarding the synthesis of digital circuits, it is more a creative process rather than a mechanical one, there are several possible solutions for each exercise and it is not feasible to generate all of them.
To overcome these problems, we propose to use a support platform in order to help the students achieve the competences of analysis and synthesis of digital circuits. The students uses a desktop tool with a graphical user interface to edit and simulate digital circuits. This part of the platform allows the students to simulate the circuits and to understand the behavior of the circuit and its internal components. Moreover, the platform has additional features to check the equivalence between the designed circuit and the proposed solution by the instructor. This validation service has been developed to help the students improve their synthesis skills by an experiential learning method (see Fig. 3 ). Using this service, the student receives an immediate feedback to help to identify the errors and correct them. Thus, this tool supports a self-directed learning where the student selects and selfassesses the proposed activities.
The instructor can manage the available exercises at any time and the exercises can be scheduled depending on the current unit. All the self-assessment results are stored in a database available to instructors, who can inspect them to analyze the individual and global progress, and to provide some individual feedback to specific students in case of conceptual errors. Moreover, all this information could be used to detect the main weaknesses of the students and to focus on the observed weak points.
FORMAL VERIFICATION
So far, we have described the course and the learning methodology. From now on, the technical aspects of the platform will be described. In this section, the technique used to perform the validation of the circuits is presented.
There are several methods that can be used in the verification process. In this section, the alternatives are discussed and the selected method is justified.
Preliminaries
The verification methods for digital circuit design can be divided into two categories: simulation-based verification and formal verification.
Simulation-based verification [38] uses test sets to check whether a circuit is equivalent to a given one. A test bench with a finite number of input values is generated together with the expected output value. The process verifies if the circuit under test computes the expected output values. This technique is ill-suited to establish whether two circuits are equivalent, especially in large circuits. In order to ensure equivalence, this technique would require exploring all possible combinations of input values. On combinational circuits, the cost of this process would be exponential with respect to the number of inputs. The cost is even higher on sequential circuits, since all reachable states should be explored for each input pattern.
In contrast, formal verification relies on mathematical methods to establish the equivalence between circuits. This means that circuit equivalence is reduced to another known problem where efficient solvers can provide a solution efficiently, i.e., faster than by checking all input traces.
For example, a simple approach to compare circuits is using binary decision diagrams (BDDs) [39] . BDDs are a data structure used to encode logical functions and which has a canonical form that is unique. This method consists in building the canonical form of the outputs and comparing it with the objective circuit. By definition, equivalent outputs should produce the same canonical form. Even though it is simple and efficient, this technique can be used on combinational circuits but not in the sequential ones, and it is unsuitable for the goals of our validation process.
The approach used in this paper is model checking [40] , [41] . In this approach, a model describes the system under analysis (the circuits being compared) while a property defines the expected behavior of this model (both circuits produce the same output for all inputs). Model checking systematically explores all possible states of the model and evaluates the property to be verified. A smart exploration of the search space is performed to significantly reduce the computation time.
In order to compare the efficiency of simulation, BDDs and model checking, we have performed an experiment using circuits from the public MCNC89 benchmarks. The original circuits have been compared with an optimized version computed using the ESPRESSO [42] algorithm. Table 1 summarizes the results. The table presents the number of gates for all the circuits and the number of registers for the sequential ones. Moreover, the CPU time in seconds needed to verify the circuit is also shown. The timeout for all verification methods has been set to 30 minutes (the table uses the symbol "-" when the timeout is reached). The three methods, simulation (Sim), BDD comparison (BDD), and model checking (MC) are compared for the combinational circuits and simulation and model checking for the sequential ones. For the combinational circuits, the table shows that the CPU time of simulation and the BDD comparison tends to increase with the complexity of the circuit (number of gates), meanwhile the CPU time in model checking tends to be constant. For the sequential ones, the complexity also takes into account the number of registers of the circuits. A larger number of registers implies a much larger set of states that needs to be explored. Here, simulation reaches the time-out in several circuits. Model checking is also affected by the complexity. Precisely, the main drawback of model checking is the state explosion problem. Nevertheless, the verification time using model checking is significantly lower than using simulation.
Verification Model
The model is illustrated in the Fig. 4 . A new circuit is built from the proposed solution and the circuit under test. The new circuit has the same inputs but only one output. The function of the output is
where out1 i and out2 i are the i outputs of the valid circuit and the circuit under test respectively, m the number of outputs of the circuits and È the XNOR operation. The model is essentially a tautology checker: the output out v is set to 1 when all the outputs are equal. Thus, the condition that the model checking evaluates to check equivalence is whether for all inputs patterns (and for all states in case of a sequential circuit), the output out v is always 1. The used model checker is NUSMV [43] . This model checker reads the model in a textual format, evaluates the condition and it reports the result. In case of non-equivalence, a trace is returned with an input pattern that contradicts the condition. For sequential circuits, the trace is expanded showing all the states traversed until the detected contradiction.
Note that, the verification process also takes into account "don't care" (DC) conditions, e.g., some circuits may have some input patterns that never occur so the output value for these patterns can have any value. When the valid circuit is proposed, these patterns are defined in a textual format as Boolean conditions. During the construction of the model, these conditions are used to build the DC module that avoids the evaluation of the "don't care" input patterns.
VERILUOC: A SELF-STUDY PLATFORM
VERIfication tooL UOC is a multi-platform GUI application for acquiring synthesis and analysis skills for digital circuits. During the process of designing VerilUOC, the instructors decided usability should be crucial based on the student profile, as first-year students may have a weak background on the areas of computer architecture and programming languages. The use of new tools and new languages would require more time to understand and learn them. Moreover, the objective of the course is not to learn the utilization of the platform, but rather to master the contents of the course. Hence, the description of the circuits is performed graphically, not in hardware description languages, and the validation service using formal verification is embedded in the GUI application. Hiding the more complex aspects (HDLs and verification) increases the efficiency of the students and lets them focus on the design concepts instead of technical aspects.
Platform Architecture
The architecture of the environment is illustrated in Fig. 5 . Following a client-server model, the server performs two roles: acting as the information repository and providing The database stores all the information related to the collection of exercises and the user profile of students and instructors. Moreover, detailed analytics information is gathered for each student and all the submitted designs. This information is used by the instructor to analyze the learning progress of the students, e.g., detecting if a large share of students have problems solving specific exercises. The web server is the interface used to connect the clients with the database. Different services have been designed depending on the performed connection and the user profile. The system considers two types of profiles:
Student profile: The student accesses to the system using a GUI desktop application. As we will describe in the next section, the student can see all the collection of exercises and his progress, as well as to access the validation service. The web server offers two services for this profile. First, a query service to transfer all the information related to the student and the repository of exercises to the GUI application. And second, a verification service to evaluate the correctness of the submitted circuit. These services are implemented using Java Servlets. Instructor/Administrator profile: Although the instructors can also access to the GUI application to test exercises, a special interface has been designed for them. A web-based application is hosted in the server allowing the instructor to manage all the information of the environment. This web interface, implemented in PHP in the server-side, is used to manage the students and the repository of exercises, to revise the exercises performed by the students and to analyze the performance analytics. In the next sections, a more detailed description of the GUI desktop application and the validation service is performed.
Desktop Application
The edition and simulation of the digital circuits is performed by the existing open source tool Logisim [8] . Logisim is a multi-platform Java application with a proven track record (the first version started on 2001) with many features and support for many logic components. The interface of Logisim (See Fig. 6 ) is easy and intuitive for students. All combinational and sequential components are located in libraries in the upper-left side panel of the application. All components can be customized in the bottom-left side in the properties window: labels, number of bits of inputs/outputs and orientation, among other properties. Multiple wires can be bundled into a unique wire to simplify the schematic of a circuit. Moreover, circuits can be simulated to observe their behavior by changing the values of the input pins.
VerilUOC has been added as a complementary module to the Logisim application, with an interface that is shown in Fig. 7 . The exercises are classified into different categories (exercises from the course materials, from the continuous assessment tests or from previous semesters) for each unit of the course. For each activity, the student can see in the bottom part of the window the problem definition in the PDF description tab. Moreover, the application gathers some analytics in the Description tab like the number of attempts, the incorrect and correct ones for each exercise, and other aggregated information like the total number of students which have solved the exercise.
The verification result is shown in the Verification and Time chart tabs. The first tab prints the result in text format. The assertion of the correctness or the report of the type of detected error is shown in this tab. In case of a non-equivalent solution, the last tab illustrates a Time chart. The chart shows the erroneous input trace and the erroneous and expected value for each output (An example is shown in Section 5.4). This feature is very helpful for understanding an error because the user can observe the expected behavior of the circuit. Moreover, Logisim can be also used to simulate the circuit with the input pattern to check the real behavior of the implemented circuit. 
Validation Service
The verification process is performed on the server. The circuits of the students are small and, therefore, the verification of these circuits should not require a high computational load to the server. However, the execution of the processes is constrained in terms of time (several minutes) and parallelism (several processes at the same time) in order to ensure that the service is available to all users.
A modular design has been applied in the verification process. The core of the process is the API for verification (See Fig. 5 ). This module contains several routines to build a circuit in Verilog language and to perform the verification. The design decision was based on creating a reusable and expandable API to support other input description languages. In our case, Logisim uses a special format to describe the circuits called CIRC and a special service has been implemented in the server to parse this language and to call to the respective API routine for each component. Nevertheless, other services can be offered in the future to support other hardware description languages, e.g., the VHDL language.
The outline of the verification process is shown in Fig. 8 . First, a quick parsing of the circuit is performed prior to start the verification. During the graphical edition, some errors may be introduced in the circuit, e.g., some inputs pins may be empty or wires with incompatible widths may be connected. These errors prevent a correct execution of any verification process. Therefore, these common errors are detected and reported to the user until a valid circuit is created.
When a valid circuit is created, the CIRC file is sent to the server and the parser process implemented in Java starts. The API is used to create for each component the proper code in the Verilog language. Then, the verification routine starts by loading the correct solution from the database in Verilog format. The model described in Section 4.2 is created from both circuits and the model checker NUSMV [43] is executed to compare them. The output of the model checking is also parsed and, in case of non-equivalence, an input pattern that highlights the difference in behaviour is recorded.
All this information is processed and encoded properly to be sent to the GUI desktop application. Only useful and understandable information is shown in the Verification tab of VerilUOC based on the information given by the server.
Web-Based Application
As we described, the web-based application is used to manage the system. The teacher has a web interface to configure the system and analyze the progress of students. The actions that can be performed are the following:
Create exercises. The required information is the problem definition, the correct circuit in CIRC format and the "don't care" encoded as Boolean conditions. Create repositories of exercises. The exercises can be distributed depending on the units of the course. Moreover, they can be automatically scheduled during the semester as the course progresses. Manage students. The students can be added to the system and divided into classrooms. Platform analytics. The instructor can see all the attempts of the students, the circuit produced for each attempt, the global progress of the course, the progress for each classroom and for each exercise. Software updates/Error log of desktop application. The desktop application and the validation service have an error management system that logs on the server any detected error, e.g., any unhandled error in the model checker. This log system helps to fix quickly any error in the platform. VerilUOC also offers a distribution service of new updates that can be quickly downloaded by the students using the desktop application.
Validation Example
To illustrate the operation of the platform, let us consider a sample study session with VerilUOC, depicted in Fig. 9 . In this session, the student is working on an exercise that requires designing a combinational circuit. The circuit should compute the Boolean function f ¼ ab þ ac over the inputs a,b,c, considering that ab'c' is a don't care, i.e., the behavior of the circuit is not specified for the inputa ¼ 1, b ¼ 0, c ¼ 0 and, therefore, the output can take any value. The student builds an initial design (Design 1) using the Logisim interface and checks its correctness. This initial design is incorrect, as the output value is f ¼ abc. The circuit has been designed using an AND gate instead of an OR gate prior the output f. VerilUOC informs the student about this error (Feedback 1) by providing a set of input values for a,b,c where the design behaves incorrectly:
This behavior is also illustrated with a time chart of the circuit behavior. In this time chart, the correct behavior is indicated with a dashed line, while the actual behavior of the student solution is indicated with a solid line. For small circuits like this one the time chart may be unnecessary, but for complex sequential circuits it may be very useful to understand the cause of the problem.
Given this feedback, the student reconsiders the initial solution and produces a correct design, using two AND gates and one OR gate (Design 2). Now VerilUOC informs the student that his design is correct (Feedback 2).
Remarkably, due to the don't care information, this exercise has another potential solution which is much simpler: choosing input a as the output (Design 3). The only case where the output of this circuit would differ from f ¼ ab þ ac is the input where a ¼ 1, b ¼ 0, c ¼ 0, which is precisely the don't care. VerilUOC confirms the correctness of the design. This kind of validation would be very hard to perform with any approach that relied on a direct comparison of the student design with the solution provided by the instructor.
EVALUATION
This section summarizes the student performance of the students of the computer fundamental course where the VerilUOC platform has been used. This section also includes an analysis of the opinion of the students and a final discussion of the validity of the presented learning platform.
Results
Before analyzing the student performance of the students of the course, it is necessary to describe the context of the university where this research has been applied. Universitat Oberta de Catalunya (UOC) is an online university. Students typically choose UOC because they have a professional activity or familiar commitments. This means that some students tend to study part-time and they are very conscious about the use of their time. Therefore, students who feel unprepared for an activity or a course are more likely to abandon it rather than submitting low quality solutions. In this sense, reductions in the non-submission rates are as relevant as improvements in the fail/pass rates, as they both correspond to improvements in academic quality.
The assessment system used at UOC is based on qualitative grade with an associated mark. Each assessment is graded according to the following scale: A (very high), B (high), Cþ(sufficient), CÀ (low) and D (very low), where a grade of CÀ and D mean failing the activity. In addition, another grade (N, non-submitted) is used when a student does not submit a solution. The grade of an activity depends on the evaluated mark according to the following table: A (9-10), B (7-8, 9), Cþ (5-6, 9), CÀ (3, 9) and D (0-3, 4) .
Several exercises in the continuous assessment activities and the final project can be solved with VerilUOC. The continuous assessment is divided in three activities that correspond to each unit of the course: (1) number representation; (2) combinational circuits, and (3) sequential circuits, where VerilUOC is used in the second and third activity. The percentage of the total mark of the activities assigned to exercises using VerilUOC is around the 50-60 percent of the total. The instructor recommends to use VerilUOC during the activities, although the utilization is optional. We have observed that the optionality is a good decision, since some students do not feel comfortable using the platform or they have timing constraints that prevents them from using it. Table 2 summarizes the student performance during the Spring and Fall semesters of 2012 when the new platform has been used. The student performance from the previous year 2011 have been also added to provide a baseline. The table presents results from the main activities of the course: the continuous assessment, the final project and the final mark calculated using the formula described in Section 3.2. For each semester, several pieces of information are presented. First, the number of students using and non-using the platform is showed. This information gives an idea of the ratio of utilization. Moreover, the number of students who have passed the activity is also presented for each group of students. The aim of this information is to detect if the utilization of the platform helps to pass the activity. The number of students who have not submitted the activity is also showed. Finally, the percentage information for the previous data is also given. Note that the group of nonsubmitted has been subtracted from the total number of students in the percentage Total Pass Act. to avoid a deviation on the results.
Related to the continuous assessment, the utilization of the platform has increased considerably from the Spring to the Fall semester (from 20 to 48 percent of the enrolled students). Many students associated VerilUOC to a possibility to obtain the correct solution on the exercises of the continuous assessment activities; and, therefore, to help them to pass the activity. Although this is not the main objective of the platform, this motivation helps the students to think about why this solution was not correct (in case of non-equivalent circuits). The utilization decreases on the submission of the final project. The main reason is related to the high drop-out rate of the course: many students decide to abandon the course based on the marks obtained in the continuous assessment activities. However, the utilization ratio also increases from Spring to Fall Semester (from 7 to 28 percent of the enrolled students). Therefore, these results shows an increase in the utilization of the platform among the students. The second conclusion that can be extracted from Table 2 is that the platform helps to successfully pass the activities. There is a large gap (around 20 percent) between the percentage of students who have passed the activities using and non-using the platform. This result is confirmed in all the activities and even in the final mark of the course. Moreover, the comparison with previous semesters without the platform shows also an increment of students (around 15 percent) who have passed the activities.
Another concern related to platform is the impact on the final exam. The exam evaluates the level of achievement of the competences covered by the course. Table 3 illustrates the distribution of the grades in the final exam for the semesters analyzed in the previous table. The table summarizes the number of students who obtained each grade and the percentage with respect to the total number of students. The table also reports for the semesters of 2012 the grades divided by the students who used the platform. Note that, these results are slightly different from the results of the last column of Table 2 (the number of students who have passed the course is higher). Some students who use the continuous assessment learning method may pass the course even getting a bad grade in the exam, as the formula to compute the final mark tends to compensate the bad marks in the different activities. Finally, the average mark is also presented using the associated mark to the grades of the students.
When analyzing the percentage of pass/fail/nonsubmitted on the Total column, the table shows a reduction on the global performance on the exams. Results are worse due to an increment of the ratio of students who have not submitted the exam. This is a negative result, since the platform has not contributed to reduce this ratio. Still, the ratio of pass/non-submitted students who have used the platform is significantly better.
The table reports similar results when the quality of the grades are analyzed with respect to the ratio of non-submitted. In this case, the percentage improves on students using VerilUOC. Our conclusion is that the use of the platform helps to achieve the skills of the course, to get a higher grade in the exam, and the average mark of the course also improves. Students who used VerilUOC tend to apply and successfully pass the exam.
We have also studied how students used the platform throughout the course. Instructors developed the platform to help students to improve the skill related to circuit design. However, this experiential learning method could be transformed to a debugging process. To illustrate this analysis, three exercises from the continuous assessment activities from 2012 Fall semester have been selected. The first one is the design with logic gates of a minimized function, the second one is the design of a combinational circuit using combinational components; and the third one is the implementation of a sequential circuit with a ROM. The number of attempts for each exercise is illustrated in Fig. 10 . We can see that most of the students solve the exercise with less than five attempts (and a significant percentage in less than two). This result demonstrates that most students use the feedback to successfully fix the circuit.
Student Survey Analysis
This section analyzes the opinion of the students with respect to the platform. An anonymous survey has been sent to the students. The survey includes questions like the studied bachelor, the age, the gender, and the mark of the final project, since the students knew it before the survey. This information is useful to check the correlation with the student performance. The Likert scale method has been used for most questions ranging from 1 to 5, being the larger value 5 that they strongly agree with the statement. The survey also contains a multiple choice question to detect common problems among the students and an open question to gather critical comments and useful opinions not detected in the previous statements.
Before presenting the results, Fig. 11 shows the distribution of the mark of the final project on the students who have participated on the survey. Note that, the mark value 0 represents students who have not submitted the final project but have participated in the survey. These charts indicate that there is a broad distribution of marks among the respondents, including students who did not submit or failed the final project. The survey has been performed before the final exam to avoid the influence of the final mark on the opinions. Table 4 summarizes the results of the survey. Few students have answered the questionnaire (19 and 21 percent on Spring and Fall semester respectively) due to the optionality of the survey, but there is a significant increment of the number of participants on the Fall semester and almost all participants have used VerilUOC in both semesters (78 and 98 percent on Spring and Fall semester respectively).
On the survey questions, the reported percentages are respect the total number of respondents. An additional question was included in the survey to known why the platform was not used. On the Spring semester, the students who did not use it mentioned the lack of knowledge of the existence and the objective of the new tool, and installation/ initialization issues. On the Fall semester, the two students of the survey who did not use the tool claimed it was due to installation/initialization issues.
The number of issues that the students encounter decreases significantly from one semester to the other. The main reason is the increment of exercises on the platform and the increment of solved examples in the Wiki in the Fall semester. Moreover, more students used the platform and more questions arose in the online forum. These questions helped to better understand the circuit design and the common issues related to the platform.
A multiple choice question is used to detect the common issues. The main problem is that the student do not understand the feedback returned by the platform. As we explained, VerilUOC returns a counterexample that invalidates the circuit. However, the students need more practice on how to solve errors in the designed circuits. The problem increases in the Fall semester due to the increment of the number of students that use the platform.
The remaining issues are related to the knowledge of the students. Some students have difficulties on building a circuit on Logisim and sometimes the problem is that they do not know the operation of the combinational and sequential components. Logisim has a help system where all components are explained. Moreover, the Wiki shows examples of designed circuits. Instructors have observed that some students tend to design a circuit without reviewing all these resources based on the basic questions that appear on the online forum. Therefore, these students learn from the difficulties instead of the online resources. This handicap is important to note, since the learning curve of the student requires more time and the students use the platform to start learning the behavior of the components.
Finally, the survey asks the opinion of the students related to some statements: The students have some difficulties on using the platform; the students agree with the opinion related to the utility of the platform; and VerilUOC is useful during the continuous assessment and helps to solve 
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Results of the Student Survey errors during the process of designing digital circuits. Nonetheless, there is a demand of more examples and an improvement on the help resources. All the items improve from one semester to the other and, as we explained previously, the cause is related to the increment of the utilization of the platform in the course.
The final mark given to the platform is good (3.48 and 4.07 on Spring and Fall semester respectively). This mark gives an impression of the quality of the platform. However, there is still many work to improve the platform as we will describe in the future work section.
The last question of the survey was an open question. Here, students could describe any comment/problem with the platform not covered by the previous questions. Many students complain about the learning curve to use the platform. Related to this problem, the recurring demands are better manuals, improvements to the wiki with examples of circuits and even multimedia resources such as videos. Other students demand a better feedback of the platform because they do not know how to interpret it. Finally, many students congratulate the instructors for the utilization of this platform, mostly students who have repeated the course in the Spring semester. Their opinion is important, since these students have enrolled the course after studying it during one semester without the platform. They express that this platform helped them to understand better what is a circuit, how it operates and how it must be designed.
Discussion and Threats to Validity
The results described so far show an improved student performance for the students using the VerilUOC platform and a positive perception among these students from the point of view of its usefulness. In this sense, these results can be deemed satisfactory from an academic point of view.
On the other hand, there is insufficient evidence regarding whether the use of VerilUOC improves the global "pass" and "submitted" rates from previous semesters. The reason is that these rates are not comparable as they are affected by other external variables, such as deviations in the level of difficulty of the exams and activities (e.g., in Table 2 , there is one point of average mark difference between Spring and Fall 2011) or changes in the instructor assigned to the course. The important weight of these variables in the student performance makes it difficult to account for the introduction of VerilUOC as a learning resource. Hence, the comparison of the student performance should be performed within each semester and not among semesters. This was an unexpected development, as one of our initial goals was being able to provide evidence of an improvement before/after introducing the VerilUOC platform. But, in hindsight, it is logical as the aforementioned factors are more critical to the student performance of students than any new resource.
We would like to discuss one relevant decision taken in the course of this research: making the use of the VerilUOC platform optional for students. This was due to both educational reasons (different students have different learning strategies and may prefer using different tools) and practical reasons (to avoid creating a bottleneck for students if they encounter any bug). Still, there were instructors in the course arguing for the mandatory use of the platform, considering that (1) its usefulness surpassed the initial learning curve and (2) practicing with it was also a useful learning activity in itself.
Another concern about the platform is the required time to learn to how to use it. As we explained previously, the instructors observed many questions arose in the online forum related to the utilization of the platform. This means that some students focus on the utilization of the platform before learning the contents of the course, since some questions derived from contents not yet acquired in the course.
Finally, we consider the following threats to validity for the results presented in this paper: interaction of testing and treatment and selection bias.
A potential threat to construct validity is the interaction of testing and treatment: as the platform lets students discover errors in their exercises, the rise in student grades (Table 2) could be attributed to the use of the tool rather than an improved understanding of circuit design. To mitigate this threat, we have analyzed (Table 3 ) the student performance of students in the final exam, where the VerilUOC platform was not available. Results show that those students who used the tool had higher grades than those who did not.
A potential threat to internal validity in this research is selection bias: as the use of the platform is optional, the students who are most likely to use the tool are those with most spare time and motivation. Thus, the higher grades for the students using the platform may be attributed to a selfselection bias. To counter this threat, we could try to make sure that the global rate of students who pass the course and the average grade among all students is higher in those semesters where VerilUOC is used. Unfortunately, as it was mentioned before, it is not possible to extract conclusions by comparing the student performance between semesters. However, it is possible to extract some relevant information from the student survey: students using the platform consider that it helps them understand circuit design and students who were repeating the course after a semester without the platform consider it a useful resource which helped them with the course contents. This mitigates the self-selection bias.
CONCLUSIONS AND FUTURE WORK
In this paper, we have presented VerilUOC, an educational platform to support learning digital circuit design. The platform allows students to solve exercises and check whether their solution is correct, receiving continuous feedback about the errors which can be used to revise and correct the initial design. Internally, VerilUOC uses formal methods to assess the equivalence of a circuit and provide counterexamples in case of non-equivalence. Thanks to this approach, the platform can check the equivalence of the circuit for every possible input and it can compare the behavior of two circuits, not just the list of gates. That is, VerilUOC is not restricted to check a limited collection of test cases or to compare the design with one official solution: it can detect equivalent solutions and also deal with "don't care" information in the problem definition.
Some features of VerilUOC are specifically designed having in mind first-year university students in introductory digital circuit design courses: (1) The usage of VerilUOC does not require knowledge of advanced concepts in circuit design, such as Hardware Description Languages. (2) The method used to check the correctness of the circuit (model checking) is hidden from the student, who does not need to be aware of its operation. The student simply needs to draw a circuit design using a graphical interface and receive a confirmation of correctness or a counterexample depicted graphically as a time chart.
The benefits of VerilUOC have been evaluated on the course of Computer Fundamentals at the Universitat Oberta de Catalunya during the 2012 Spring and Fall semesters. On each semester, VerilUOC has been used by approximately 300 students. Results show that students using the platform were a 20 percent more likely to pass the course than students who did not use it. Furthermore, a user survey among students in 2012 Fall semester showed that VerilUOC was considered useful to perform exercises (4.16 in a scale from 1 to 5) and to detect errors (4.13), and that its global perception was good (4.07). The user survey also shows some problems that the students have with the tool, such as difficulties understanding the feedback it provides.
As future work, we would like to extend VerilUOC to provide automatic feedback for other activities in the circuit design and simulation process. For example, some activities of interest are the simplification of Boolean expressions using Karnaugh maps [44] , the construction of the time chart for a sequential circuit, or validation of finite state machines. These type of features are already available in other educational tools [3] , [45] , but we are interested in integrating them in a unified environment so that students can perform all type of activities using a single tool and interface and instructors can use integrated analytic data from all activities to refine the learning process each semester.
Another direction for future work is adding quality evaluation during the validation of the circuit by improving the feedback. In one hand, common validation errors can be analyzed to give a more specific feedback. On the other hand, many equivalent circuits can be designed but only a reduced number are optimized based on the number of components. The objective is to provide quality information in the feedback to reduce the number of components of the circuit. Finally, integrating plagiarism detection features should be analyzed in order to detect similarities among student submissions. Montse Serra received the BSc degree in computer science in 1995 and the PhD degree in computer science in 2012 from the Universitat Aut onoma de Barcelona, Spain. She is a full-time teacher at the Universitat Oberta de Catalunya. She is a part-time associate professor at the Universitat Aut onoma de Barcelona. Her research interests include engineering ethical issues, learning methodologies and tools for e-learning.
